Abstract: In view of the high demand for low-power biomedical signalprocessing schemes occupying very less on-chip areas, we propose a lowpower highly integrated system-on-chip (SoC) design comprising a nonuniform biomedical sensing signal conditioning circuit and a 32-bit microprocessor. The proposed design is implemented using a 0.18 µm CMOS EFLASH process in an area of 4.2 mm 2 , and is applied in PPG, ECG and BP measurements. Experimental results show that our SoC design provides extremely good performances for sparse features of all three biomedical applications. The charge consumption is 25 mAh for three months, for an experimental board design including sleep current and junction leakage current.
Introduction
Nowadays, sparse biopotential signals are being used to convey valuable information for diagnostic purposes [1, 2, 3] . In many cases, recording the blood pressure (BP), photoplethysmography (PPG), and electrocardiography (ECG) signals for a relatively long period may be necessary. As these biopotential signals are not strictly periodic, long-term recordings are necessary for accurate diagnosis [4] . In order to reduce the volume of data sampled in a monitoring device, biosignals are typically sampled and converted to digital signals by an analog to digital converter (ADC) at rates equal to the Nyquist rate or higher [4, 5, 6 ]. The sampled data are then compressed using compression techniques to reduce the size of the memory needed to save the data [1, 2] and always post-processed with microprocessor systems [7, 8] . In this paper, we mainly present a biopotential low-power systemon-chip (SoC) design, which consists of a 32-bit microprocessor digital system and a novel signal conditioning circuit. Our signal conditioning circuit involves a programmable gain amplifier (PGA) and a nonuniform voltage-to-pulse ADC, which is carefully designed for the sparse features of biopotential signals, with controllable low and high sampling rates. In addition, our design provides a closeto-zero low-power characteristic in the sleep mode, as a power dump operation for the whole design. Fig. 1 illustrates the proposed signal-processing SoC design for biomedical applications. It consists of three elementary components: 1) biomedical signal conditioning analog front end, 2) 32-bit microprocessor digital processing system, and 3) power and startup management unit. Biomedical sensors are connected to three pairs of signal channels along with a temperature sensor channel, reference voltage channel, and a differential common short channel. The digital system provides real-time data processing ability. Sample results are transferred to other devices by communication interfaces. The power and startup management unit provides the necessary power resources and the start-reset logic drive signals.
Proposed SoC design

Analog front end
A PGA is usually placed in front of the ADC, for adapting the loss variations of the transmission channel, in order to ease the dynamic range requirement of the ADC. Signal channels occupy the interface to the PGA in a time-division multiplexed (TDM) manner, and the differential signal paths for each channel can be exchanged whenever required. A nonuniform 14-bit ADC is specially designed for biomedical signals with no capacitance-array devices, which always exist in the conventional ADC structure (SA-ADC) [4, 5, 6] .
Our proposed PGA is designed using a current-mode amplifier with a resistornetwork feedback. The resistor-network feedback closed-loop architecture can achieve high linearity, and our design involves tradeoffs among gain range, bandwidth, linearity, and power dissipation. The amplifier has a voltage gain varying from 0 dB to 63.5 dB, while maintaining a gain bandwidth product (GBW) of 20 MHz bandwidth, which is appropriate for biomedical applications. The PGA provides eight optional configurable amplification factors for appropriate selection. The expression for PGA amplification is shown in Eq. (1). 
Generally, the above bilateral amplifier factors are always maintained the same. Thus, Eq. (1) is simplified to the following equation.
The common PGA output voltage can be selected as the inside reference voltage of 0.2 V or 1.5 V, for different application environments. All switches are controlled by digital systems. The PGA provides full calibration for the sensor's inherent temperature drift and nonlinearity, and supports multiple temperature sensing methods [9, 10] . The transfer function is shown in Eq. (3).
A second-order linearization is designed for signals, as shown in Eq. (4). The square relations can be easily implemented using the boot-up ROM inside our digital system.
Our proposed sparse self-adaptive nonuniform ADC consists of a fast comparator for pulse generation, an amplifier for charging/discharging the external capacitance, and a digital pulse-width counter for quantization. Only a zero-temperature drift capacitance C0 is required for the external two-pad connection, which reduces the on-chip area. A programmable charge circuit provides four optional capacitive charging currents with a basic current of 500 nA. Sw6 is controlled by a binary pulse-width modulated (PWM) signal with a duty cycle of 1/10 or 11/20, and a triangular wave with the same period is generated for comparison with the output voltage of the previous-stage PGA. A signal-related pulse output signal is generated, and is accumulated by a fast clock in the digital counter. The size of one code (LSB) is calculated using Eq. (5), which takes a PWM signal with 1/10 duty cycle as an example. 
The self-adaptive feature for sparse biopotential signals is carefully considered in the nonuniform ADC design with automatic sampling rate switching. The sampling rate is set by the switching speed of sw6, and is changed intelligently for different sections of the biomedical signal. In the case where the ratio of the signal curve is monotonic, and the absolute values are all larger than an optional threshold value, a fast sampling rate is selected. This function is implemented in the digital counter, and it helps to omit the compressing process using software methods. The complex QRS region of the ECG signal can be completely sampled with a fast sampling rate, while the consecutive samples in the slow transition regions can be processed at slow sampling rates. Fig. 3 shows the sample principle of a complete QRS region of the ECG signal with our nonuniform ADC. CLKS is the actual sample clock which is mixed with the fast CLKH and the slow CLKL. Appropriate sample rate is selected in different signal regions.
Microprocessor digital processing system
The microprocessor system is composed of a 32-bit CPU core, a 32 KB embedded Flash memory, an 8 KB SRAM, and peripheral function modules. The processor core is implemented with a five-stage pipeline architecture. A software debug rom is carefully designed to provide access to the most comprehensive suite of debug and trace solutions. The stack pointer is located at the middle of the SRAM space, and the upper 4 KB SRAM space can be used as a temporary BP-PPG-ECG data structure. An 8 KB custom-free FLASH memory space is used for permanent data storage. The AFE controller module is one of the most important peripheral function units. It gives the optional configuration information and driving signals to the AFE. The PWM to drive sw9 has two optional periods, for the fast and slow sampling rate selections.
Experimental results
The signal-processing chip was fabricated with the standard 0.18 µm CMOS EFLASH process. A chip microphotograph is shown in Fig. 4(a) . The total chip . A typical biomedical application system for PPG and ECG measurement is shown in Fig. 4(b) . A typical signal sampling process, including the generated driving PWM, triangular wave, and measured output signal, is presented in Fig. 4(c) . The PWM signal in the first row is generated by the PWM generator in digital counter and is used to be the sample clock, which drives the sw6 in Fig. 2 . The charging process of the external capacitance C0 generates the triangular signal in the second row. The third measured output signal is sent to the digital counter for the last converting process. Fig. 4(d) , (e) and (f ) have shown self-adaptive feature for sparse biopotential signals of our design with sampling results, respectively for PPG, ECG and BP applications. We clearly see the sample rate changes in the sub-windows. The optional threshold value is set to be AE0:5 for slope checking. A 5-ms (fast) and a 10-ms (slow) self-selection last time for complete conversion cycle is configured for this application, with an AFE working current less than 150 µA and a total chip working current less than 670 µA (@ Vdd ¼ 3 V).
Considering that the measured sleeping current is approximately 1 µA for our design and 5 µA for the whole application board, our proposed design supports at least twelve continuous working hours and three months of standby time with approximately 90% of the charge available for the sensors, Bluetooth chip, and splitter resistors for a 25 mAh battery. Specifications of our proposed nonuniform self-adaptive ADC are compared with the state-of-art implementations in Table I . Our proposed ADC gives higher resolutions with a smaller area compared with [4] and [8] . The extra 4-bit digits give more accuracy on data analysis, which is very important for BP estimations. The attractively cost-down feature of our design has been shown by an area decrease of 73.6% compared with ref [4] and even much more with ref [8] . Furthermore, Both [4] and [8] are carefully designed with low-power consideration and have been applied in low-power biopotential signal detection systems. The proposed ADC design gives good low power feature with a equal to or a little greater working current than the references as well. Our proposed design exhibits higher-resolution, extremely area-saving and considerably power-saving features.
At last in Table II , we check the design performance with the changing sample clock (CLKH or CLKL) compared with a constant sample clock (CLKH). 1-hour continued PPG signal sample result has showed the memory utilization comparison between our proposed SoC design and one of no self-adaptive feature for biopotential signals. We improved the memory utilization ratio by 39.29%, which effectively reduced the imperious demand for software compression.
Conclusion
A novel signal-processing SoC design for biomedical applications was presented in this paper. The design architecture and operation principle were discussed in detail. A typical biomedical application design and experimental results achieved were also presented. From the experimental results, it was clear that the proposed signalprocessing SoC design had power-saving, area-saving and memory-saving features, which are so attractive to biomedical signal conditioning process. The proposed SoC design is applicable in energy-saving electronic systems, owing to its low power consumption characteristics. It is suitable to be applied in wearable electronics used in the human healthcare field.
